

UNITED STATES PATENT AND TRADEMARK OFFICE

pu

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/699,831	11/04/2003	Kazuhiro Tsuruta	11-202	5569
23400 7	7590 11/18/2005		EXAMINER	
POSZ LAW GROUP, PLC 12040 SOUTH LAKES DRIVE			WARREN, MATTHEW E	
SUITE 101	I LAKES DRIVE		ART UNIT	PAPER NUMBER
RESTON, VA	20191		2815	
			DATE MAILED: 11/18/2005	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		10/699,831	TSURUTA, KAZUHIRO				
		Examiner	Art Unit				
		Matthew E. Warren	2815				
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SH WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE on Sions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONED	l. lely filed the mailing date of this communication. O (35 U.S.C. § 133).				
Status							
2a)⊠	 Responsive to communication(s) filed on <u>26 August 2005</u>. This action is FINAL. 2b) ☐ This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213. 						
Dispositi	on of Claims						
5)⊠ 6)⊠ 7)□ 8)□ Applicati 9)□ 10)□	Claim(s) 1-5 and 26-28 is/are pending in the a 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-5 and 26-28 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or on Papers The specification is objected to by the Examine The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct	wn from consideration. r election requirement. er. epted or b) objected to by the Edrawing(s) be held in abeyance. Seetion is required if the drawing(s) is objected to by the edition is required to the	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
2) Notic 3) Inform	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:					

DETAILED ACTION

This Office Action is in response to the Amendment filed on August 26, 2005.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 2, 4, and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuo et al. (US 6,504,227 B1) in view of Rogers et al. (US 4,571,819).

In re claim 1, Matsuo et al. shows (fig. 1) a semiconductor device in which first device components (14) are disposed on an insulating material (13) and second device components are fabricated (15) wherein an oxide layer of 10 µm or more in thickness is formed in a region where the first device components are to be disposed. Matsuo shows all of the elements of the claims except the oxide layer being a thermal-oxide and a groove packed with a polycrystalline semiconductor is formed at an inward position from the peripheral edge of the thermal-oxide layer and along the same peripheral edge. Rogers et al. shows (fig. 7) a semiconductor device insulating region having a groove with a thermal oxide material (16) and the groove packed with a polycrystalline semiconductor (17) and formed at an inward position from the peripheral edge of the thermal-oxide layer and along the same peripheral edge. The thermal oxide provides stress relief for the substrate and the polysilicon provides etch protection during the

planarization process to ultimately preserve the electrical integrity of the device (col. 5, lines 25-41). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the insulating region of Matsuo by using thermal oxide and a polysilicon material in the groove as taught by Rogers to provide stress relieve, etch protection, and preservation of the electrical integrity of the device.

Page 3

With respect to the limitation that the thermal oxide layer is made by thermally oxidizing the base semiconductor material, that limitation is a "product by process" limitation. A "product by process" claim limitation is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17(footnote 3). See also in re Brown, 173 USPQ 685: In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324: In re Avery, 186 USPQ 116 in re Wertheim, 191 USPQ 90 (209 USPQ 254 does not deal with this issue); and In re Marosi et al, 218 USPQ 289 final product per se which must be determined in a "product by, all of" claim, and not the patentability of the process, and that an old or obvious product, whether claimed in "product by process" claims or not. Note that Applicant has the burden of proof in such cases, as the above case law makes clear. "Even though product-by- process claims are limited by and defined by the process, determination of patentability is based upon the product itself. The patentability of a product does not depend on its method of production. If the product in product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product is made by a different process." In re Thorpe, 227 USPQ 964, 966 (Fed. Cir. 1985)(citations omitted).

In re claim 2, Rogers discloses (col. 6, lines 44-61) that the groove packed with a polycrystalline semiconductor has a depth larger than the thickness of the oxide layer because the oxide layer may be etched back lower than the polysilicon.

In re claims 4 and 5, Matsuo shows (fig. 1) that said first device components comprise passive components (inductor 14), and said second device components comprise active components (MOSFET 15). The passive components are components that handle high-frequency signals (col. 7, lines 43-59).

Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuo et al. (US 6,504,227 B1) in view of Rogers et al. (US 4,571,819) as applied to claim 1 above, and further in view of Geissler et al. (US 6,245,600 B1).

In re claim 3, Matsuo and Rogers show all of the elements of the claims except the semiconductor substrate comprising a silicon-on-insulator substrate, and said thermal-oxide layer reaches a buried oxide film layer of the silicon-on-insulator substrate. Geissler et al. discloses (col. 1, lines 13-22) that is well known that bulk semiconductor devices can be formed on SOI substrates for higher performance, latch-up absence, high packing density, and low voltage applications. When combined with Matsuo and Rogers, the thermal-oxide layer may reach the buried oxide layer of the SOI depending on the thickness of the silicon on the insulator and the depth of the thermal oxide. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the bulk device of Matsuo and Rogers by

Art Unit: 2815

forming the device on an SOI substrate as taught by Geissler for higher performance, latch-up absence, high packing density, and low voltage applications.

In re claim 26, Matsuo et al. shows (fig. 1) a semiconductor device in which first device components (14) are disposed on an insulating material (13) and second device components are fabricated (15) wherein an oxide layer of 10 µm or more in thickness is formed in a region where the first device components are to be disposed. Matsuo shows all of the elements of the claims except the oxide layer being a thermal-oxide and a groove packed with a polycrystalline semiconductor is formed at an inward position from the peripheral edge of the thermal-oxide layer and along the same peripheral edge. Rogers et al. shows (fig. 7) a semiconductor device insulating region having a groove with a thermal oxide material (16) and the groove packed with a polycrystalline semiconductor (17) and formed at an inward position from the peripheral edge of the thermal-oxide layer and along the same peripheral edge. Rogers also discloses (col. 6, lines 44-61) that the groove packed with a polycrystalline semiconductor has a depth larger than the thickness of the oxide layer because the oxide layer may be etched back lower than the polysilicon. The thermal oxide provides stress relief for the substrate and the polysilicon provides etch protection during the planarization process to ultimately preserve the electrical integrity of the device (col. 5, lines 25-41). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the insulating region of Matsuo by using thermal oxide and a polysilicon material in the groove as taught by Rogers to provide stress relieve, etch protection, and preservation of the electrical integrity of the device.

Page 6

With respect to the limitation that the thermal oxide layer is made by thermally oxidizing the base semiconductor material, that limitation is a "product by process" limitation.

In re claims 27 and 28, Rogers shows (fig. 7) that the polycrystalline semiconductor is not present beneath an oxide region of the thermal-oxide layer because the polycrystalline semiconductor (17) is formed above the oxide region (16).

Response to Arguments

Applicant's arguments filed with respect to claims 1-5 and 26-28 have been fully considered but they are not persuasive. The applicants primarily assert that the prior art references do not show all of the elements of the claims, specifically that Matsuo and Rogers do not show the amended limitation of the thermal oxide being formed by thermally oxidizing a base material semiconductor. The examiner believes that the prior art shows all of the elements of the claims. As stated in the rejection above, the added limitation of the "thermal-oxide layer having been made into an oxide by thermally oxidizing a base material semiconductor" is deemed to be a "product-by-process" limitation. Because the claims pertain to a semiconductor device and the patentably distinguishable features of the invention are the device structures, the method of forming that device has no bearing on patentability. It is well known in the art that there are many ways to form a semiconductor device and its components. Although Rogers uses a CVD process instead of a thermal oxidation process, the final product is still a

Art Unit: 2815

thermal-oxide layer Therefore, the prior art shows all of the elements of the claims and this action is made final.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew E. Warren whose telephone number is (571) 272-1737. The examiner can normally be reached on Mon-Thur and alternating Fri 9:00-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/699,831

Art Unit: 2815

Page 8

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MEW MEW

November 14, 2005

CAMOHT MOT

SUPERVISORY PATENT EXAMINER